

Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier

Suparna S. Nair^{1*}, C. H. Deepak²

¹Student, Department Electronics and Communications Engineering, VIT-AP University, Amaravathi, India

²Professor, Department Electronics and Communications Engineering, VIT-AP University, Amaravathi, India

Abstract: The most principally used operation in mathematics is multiplication. The real world applies integer multiplication whereas binary multiplication is applied for integer multiplication. The efficient algorithm to perform a binary multiplication would be systolic algorithms. Systolic array algorithms reinstate a pipeline structure with an array of processing elements that can be implied to perform a prevailing operation. This paper is developed with the perspective of designing a 32-bit systolic matrix Dadda multiplier in Icarus v10.

Keywords: Systolic array, 32 Bit, matrix Dadda multiplier.

1. Introduction

Systolic array multiplier is a processor arrangement in array. Flow of data is synchronous across the array between neighbors, normally for contrast data glide with their contrast directions. Systolic array multiplier is an effectual multiplier that conceptualizes pipelining in magnifying the speed of multiplication. Systolic array algorithms are a form of pipelining which it's more than one dimension. The data stream from a memory passes through many processing elements and returns to memory. A systolic array is a hardware structure built for fast and efficient operation of regular algorithm they perform the same task with different data at different time prompt. Systolic architecture offers competence to uphold the high throughput capacity requirement. A systolic array has the characteristic feature of modularity, regularity, local interconnection, a high degree of pipelining, and highly synchronized multi-processing. Since many cells drawn from a small set of cell types with bounded degrees relate to neighboring cells in a regular fashion, systolic arrays are easily realized in contemporary VLSI technology. This work manifests an effectual design and methodical implementation of the 32-bit systolic array matrix Dadda multiplier. Dadda multiplier is a binary multiplier that uses the concept of column compression to reduce the partial products and hence increases the speed of multiplication.

2. Methodology

In systolic multiplication, to carry out the multiplication and get the final product following steps should be followed:

- The multiplicand and multiplier are arranged in the form of an array
- Each bit of the multiplicand is multiplied with each bit of the multiplier to get the partial products.
- The partial products of the same column are added along with the carry generated.
- The resulted output by adding partial products and carry is the final product of the two-binary number.

1) Types of Methodology

- Array multiplier
- Wallace multiplier
- Dadda multiplier

2) Dadda multiplier

Dadda Method does minimalistic reduction required at each level, same number of levels as Wallace multiplier. In the dadda multiplier, fewer reductions are carried out in earlier stages. The dadda multiplier architecture can be divided into three stages:

- Generation of partial products
- Partial product reduction
- Matrix reduced to, remaining rows are added using adder.

3. Proposed Architecture

The Dadda multiplier is a hardware multiplier design that is slightly faster and requires lesser gates when compared to the array multiplier.

Dadda multiplier has 3 steps:

- Multiply each bit of the argument, yielding an N^2 result
- Two-layer partial product reduction (i.e. full adder and half adder)
- Group the wire in two numbers and add them with the adder.

1) Implementation of the Multiplier

The multiplication of M bit multiplication by N bit multiplier yields an N by M matrix of partial products. Each full adder will be accepting three inputs whereas half adder will be accepting inputs from their given column and would be producing a sum and carry, where they carry it would be going into the next more

*Corresponding author: suparnanair14@gmail.com

