S. Nair, S. and Deepak, C.H. 2021. Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier. International Journal of Recent Advances in Multidisciplinary Topics. 2, 12 (Dec. 2021), 18–19.