S. Nair, S.; Deepak, C. H. Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier. IJRAMT 2021, 2 (12), 18-19.