S. Nair, Suparna, and C. H. Deepak. 2021. “Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier”. International Journal of Recent Advances in Multidisciplinary Topics 2 (12): 18-19. https://journals.ijramt.com/index.php/ijramt/article/view/1587.