S. Nair, S. and Deepak, C.H. (2021) “Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier”, International Journal of Recent Advances in Multidisciplinary Topics, 2(12), pp. 18–19. Available at: https://journals.ijramt.com/index.php/ijramt/article/view/1587 (Accessed: 16 September 2024).