S. Nair, Suparna, and C. H. Deepak. “Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier”. International Journal of Recent Advances in Multidisciplinary Topics, vol. 2, no. 12, Dec. 2021, pp. 18-19, https://journals.ijramt.com/index.php/ijramt/article/view/1587.