S. Nair, Suparna, and C. H. Deepak. “Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier”. International Journal of Recent Advances in Multidisciplinary Topics 2, no. 12 (December 16, 2021): 18–19. Accessed November 24, 2024. https://journals.ijramt.com/index.php/ijramt/article/view/1587.