S. Nair S, Deepak CH. Design and Implementation of 32 Bit Systolic Array Matrix Dadda Multiplier. IJRAMT [Internet]. 2021 Dec. 16 [cited 2024 Sep. 16];2(12):18-9. Available from: https://journals.ijramt.com/index.php/ijramt/article/view/1587